High Performance Communication Protocols Integrated with Adaptive Signal Processing Engines for Scalable Multi Core Architectures
Keywords:
Multi-core systems, Communication protocols, Signal processing, Data throughput, Network-on-ChipAbstract
This study investigates the integration of high performance communication protocols with adaptive signal processing engines in multi-core systems, aiming to enhance scalability, throughput, and inter-core communication efficiency. The challenges inherent in traditional multi core architectures, such as communication overhead, latency, and scalability limitations, are addressed through the incorporation of Network-on-Chip (NoC) architectures and adaptive signal processing techniques. By using a multi-core digital signal processing (DSP) platform, the study evaluates the performance improvements achieved by this integration under varying workloads and core configurations. The experimental results show a 35% improvement in throughput and a 25% reduction in communication latency, highlighting the effectiveness of adaptive communication protocols in managing data traffic between cores and reducing bottlenecks. The integration of NoC architecture facilitates parallel data transfers, while adaptive signal processing engines ensure that data flows more efficiently across the cores, enhancing system responsiveness, especially under high data rate conditions. Furthermore, the study explores the scalability of the proposed system, demonstrating its ability to maintain high performance as core counts increase. The findings emphasize the potential of combining advanced communication protocols with adaptive signal processing for optimizing multi-core system performance. Practical implications of this research include the design of scalable, flexible, and efficient multi core architectures suitable for complex, data-intensive applications. Future research should focus on further refining communication protocols and exploring additional integration strategies to enhance the adaptability and scalability of multi-core systems in next-generation computing environments.
References
[1] T. Guertin and A. Hurson, “The multicore architecture,” Adv. Comput., vol. 130, pp. 139 – 162, 2023, doi: 10.1016/bs.adcom.2022.09.003.
[2] R. Mishra, I. Ahmad, and A. Sharma, “A dynamic multi-threaded queuing mechanism for reducing the inter-process communication latency on multi-core chips,” in Proceedings - 2020 3rd International Conference on Data Intelligence and Security, ICDIS 2020, 2020, pp. 12 – 19. doi: 10.1109/ICDIS50059.2020.00008.
[3] M. R. V. S. R. S. Reddy, S. R. Raju, K. K. Girish, and B. Bhowmik, “Performance Analysis and Predictive Modeling of MPI Collective Algorithms in Multi-Core Clusters: A Comparative Study,” Int. Conf. Commun. Syst. Networks, COMSNETS, no. 2025, pp. 448 – 455, 2025, doi: 10.1109/COMSNETS63942.2025.10885723.
[4] A. Ailamaki, E. Liarou, P. Tözün, D. Porobic, and I. Psaroudakis, “How to stop under-utilization and love multicores,” in Proceedings - International Conference on Data Engineering, 2015, pp. 1530 – 1533. doi: 10.1109/ICDE.2015.7113419.
[5] Q. Xu and X. Yang, “Asynchronous Dual-Thread Communication Module with Parent/Children Resource Management in Multi-core Architecture,” in Proceedings - 2016 8th International Conference on Computational Intelligence and Communication Networks, CICN 2016, 2017, pp. 557 – 565. doi: 10.1109/CICN.2016.115.
[6] A. B. Rathod and S. M. Gulhane, “Performance Analysis of Multi-Core Systems in Multistage Interconnection Networks: Investigating Challenges in Inter-Processor Communication,” Panam. Math. J., vol. 34, no. 4, pp. 514 – 531, 2024, doi: 10.52783/pmj.v34.i4.2022.
[7] Z. Liu and H. Li, “Advanced Network-on-Chip (NoC) architectures for scalable multi-core systems,” IEEE Trans. Parallel Distrib. Syst., vol. 33, no. 5, pp. 1079–1091, 2022, doi: https://doi.org/10.1109/TPDS.2021.3094827.
[8] J. Wu and Q. Zhang, “Adaptive interconnection networks in multi-core systems: A survey,” Futur. Gener. Comput. Syst., vol. 83, pp. 251–266, 2018, doi: https://doi.org/10.1016/j.future.2017.09.002.
[9] R. Patel and P. Kumari, “Nanophotonic interconnects for future multi-core architectures: Challenges and opportunities,” IEEE J. Emerg. Sel. Top. Circuits Syst., vol. 15, no. 1, pp. 50–63, 2025, doi: https://doi.org/10.1109/JETCAS.2024.2995360.
[10] L. Zhang, Y. Chen, and X. Liang, “High-performance interconnect solutions for multi-core processors in future computing systems,” J. Comput. Sci. Technol., vol. 36, no. 2, pp. 215–227, 2021, doi: https://doi.org/10.1007/s11390-021-0732-2.
[11] C.-A. Mosqueda-Arvizu, J.-A. Romero-González, D.-M. Córdova-Esparza, J. Terven, R. Chaparro-Sánchez, and J. Rodríguez-Reséndiz, “Logical Execution Time and Time-Division Multiple Access in Multicore Embedded Systems: A Case Study,” Algorithms, vol. 17, no. 7, 2024, doi: 10.3390/a17070294.
[12] M. N. Akhtar, Q. Azam, T. A. Almohamad, J. Mohamad-Saleh, E. A. Bakar, and A. A. Janvekar, “An Overview of Multi-Core Network-on-Chip System to Enable Task Parallelization Using Intelligent Adaptive Arbitration,” Lect. Notes Mech. Eng., pp. 15 – 38, 2021, doi: 10.1007/978-981-16-0866-7_2.
